|
LEON is a 32-bit CPU microprocessor core, based on the SPARC-V8 RISC architecture and instruction set. It was originally designed by the European Space Research and Technology Centre (ESTEC), part of the European Space Agency (ESA), and after that by Gaisler Research. It is described in synthesizable VHDL. LEON has a dual license model: An LGPL/GPL FLOSS license that can be used without licensing fee, or a proprietary license that can be purchased for integration in a proprietary product.〔("European Space Agency launches free Sparc-like core" ), Peter Clarke, EE Times, 03/06/2000〕〔(Free Sparc processor developer goes Commercial ), Peter Clarke, Silicon Strategies, EEtimes, 02/24/2005〕 The core is configurable through VHDL generics, and is used in system-on-a-chip (SOC) designs both in research and commercial settings.〔D&R Industry Articles, (Successful Use of an Open Source Processor in a Commercial ASIC )〕 ==History== The LEON project was started by the European Space Agency (ESA) in late 1997 to study and develop a high-performance processor to be used in European space projects.〔"Next Generation Multipurpose Microprocessor", J. Andersson, J. Gaisler, R. Weigand, DAta Systems In Aerospace 2010 (DASIA2010), 2010 ()〕 The objectives for the project were to provide an open, portable and non-proprietary processor design, capable to meet future requirements for performance, software compatibility and low system cost. Another objective was to be able to manufacture in a Single event upset (SEU) sensitive semiconductor process. To maintain correct operation in the presence of SEUs, extensive error detection and error handling functions were needed. The goals have been to detect and tolerate one error in any register without software intervention, and to suppress effects from Single Event Transient (SET) errors in combinational logic. The LEON family includes the first LEON1 VHSIC Hardware Description Language (VHDL) design that was used in the LEONExpress test chip developed in 0.25 μm technology to prove the fault-tolerance concept. The second LEON2 VHDL design was used in the processor device AT697 from Atmel (F) and various system-on-chip devices. These two LEON implementations were developed by ESA. Gaisler Research, now Aeroflex Gaisler, developed the third LEON3 design and has announced the availability of the fourth generation LEON, the LEON4 processor.〔Gaisler Research, (Press release of the LEON4 processor )〕 抄文引用元・出典: フリー百科事典『 ウィキペディア（Wikipedia）』 ■ウィキペディアで「LEON」の詳細全文を読む スポンサード リンク
|