翻訳と辞書
Words near each other
・ Qorbanabad, Dargaz
・ Qorbanabad, Fars
・ Qorbanabad, Golestan
・ Qorbanabad, Kerman
・ Qorbanabad, Mahvelat
・ Qorbani
・ Qorbanlu
・ Qordanlu
・ Qore
・ Qore (PlayStation Network)
・ Qoreyshabad
・ Qorghan
・ Qori Kalis Glacier
・ Qorikuxaar
・ Qoriniasi Bale
QorIQ
・ Qorivva
・ Qorixabaalan
・ Qoriyoley District
・ Qorlortorsuaq
・ Qorlortorsuaq Dam
・ Qormi
・ Qormi dialect
・ Qormi F.C.
・ Qormi Hockey Club
・ Qormusta Tengri
・ Qornet Shehwan Gathering
・ Qoroq
・ Qoroq Aqa
・ Qoroq Rural District


Dictionary Lists
翻訳と辞書 辞書検索 [ 開発暫定版 ]
スポンサード リンク

QorIQ : ウィキペディア英語版
QorIQ
QorIQ is a brand of Power Architecture-based communications microprocessors from Freescale. It is the evolutionary step from the PowerQUICC platform and will be built around one or more Power Architecture e500mc cores and come in five different product platforms, P1, P2, P3, P4 and P5, segmented by performance and functionality. The platform keeps software compatibility with older PowerPC products such as the PowerQUICC platform. In 2012 Freescale announced ARM based QorIQ offerings beginning in 2013.〔(Freescale adopts ARM cores in QorIQ line )〕
The QorIQ brand and the P1, P2 and P4 product families were announced in June 2008. Details of P3 and P5 products were announced in 2010.
QorIQ P Series processors will be manufactured on a 45 nm fabrication process and was available in the end of 2008 (P1 and P2), mid-2009 (P4) and 2010 (P5).
QorIQ T Series is based on a 28 nm process and is pushing a very aggressive power envelope target, capping at 30 W. These are using the e6500 core with AltiVec and are expected to be shipping in 2013.
QorIQ LS-1 and LS-2 families are ARM based processors using the Cortex A7 and A15 cores upon the ISA agnostic Layerscape architecture. They will be available in 2013 and will target low end wireless infrastructure applications.〔
== P Series ==
The QorIQ P Series processors are based on Power Architecture e500 or e5500 cores. The P10xx series, P2010 and P2020 are based on the e500v2 core, P204x, P30xx and P40xx on the e500mc core, and P50xx on the e5500 core. Features include 32/32 kB data/instruction L1 cache, 36-bit physical memory addressing (to the top of the virtual address in the process context, each process is still 32bit ), a double precision floating point unit is present on some cores (not all) and support for virtualization through a hypervisor layer is present in products featuring the e500mc or the e5500. The dual and multi-core devices supports both symmetric and asymmetric multiprocessing, and can run multiple operating systems in parallel.

抄文引用元・出典: フリー百科事典『 ウィキペディア(Wikipedia)
ウィキペディアで「QorIQ」の詳細全文を読む



スポンサード リンク
翻訳と辞書 : 翻訳のためのインターネットリソース

Copyright(C) kotoba.ne.jp 1997-2016. All Rights Reserved.