翻訳と辞書
Words near each other
・ Spurred big-eyed tree frog
・ Spurred roundleaf bat
・ Spurrell
・ Spurrell's free-tailed bat
・ Spurrell's woolly bat
・ Spurrier
・ Spurrier's Tavern
・ Spurrite
・ Spurryhillock
・ Spurs
・ Spurs (short story)
・ Spurs For Jesus
・ Spurs Ladies
・ SPURS National Honor Society
・ Spurs Sports & Entertainment
SpursEngine
・ Spurstow
・ Spurs–Suns rivalry
・ Spurt
・ Spurt (Dutch Railways)
・ Spurtle
・ SPURV
・ SPURV II
・ Spurway
・ Spurwink Congregational Church
・ Spurwink River
・ Spurwink School
・ Spurwinkia
・ Spurwinkia salsa
・ Spurzem


Dictionary Lists
翻訳と辞書 辞書検索 [ 開発暫定版 ]
スポンサード リンク

SpursEngine : ウィキペディア英語版
SpursEngine
SpursEngine is a microprocessor from Toshiba built as a media oriented coprocessor, designed for 3D- and video processing in consumer electronics such as set-top boxes and computers. The SpursEngine processor is also known as the Quad Core HD processor. Announced 20 September 2007.〔

The SpursEngine is a stream processor powered by four Synergistic Processing Elements (SPE),〔

〕 also used in the Cell processor featured in Sony PlayStation 3. These processing elements are fed by on chip H.264 and MPEG-2 codecs and controlled by an off die host CPU, connected by an on chip PCIe controller〔 (in contrast to the Cell processor which has an on chip CPU (the PPE) doing similar work). To enable smoother interaction between the host and the SpursEngine Toshiba also integrated a simple proprietary 32-bit control core. The SpursEngine employs dedicated XDR DRAM as its working memory.〔
The SpursEngine is designed to work at much lower frequencies than the Cell and Toshiba has also optimized the circuit layout of the SPEs to reduce the size by 30%.〔
〕 The resulting chip consumes 10-20 W of power.
The SpursEngine is accessible to the developer from a device driver developed for Windows and Linux systems. Software supporting the SpursEngine is limited and is primarily in the realm of video editing and encoding.〔

== Technical specification ==

The first generation of SpursEngine processors are specified as follows:
* Built with a 65 nm bulk copper CMOS fabrication process with 7 metal layers〔
* 9.98 mm × 10.31 mm (102.89 mm²) large die〔
* 239.1 million transistors (Logic: 134 M, SRAM:104.8 M)〔
* Thermal design power: <20 W
* Max frequency: 1.5 GHz〔
* Packaged in a 624 pin FC-BGA (Flip Chip-Ball Grid Array)〔
* Peak performance at 48 Gflops, 12 Gflops per SPU @ 1.5 GHz.〔

*

抄文引用元・出典: フリー百科事典『 ウィキペディア(Wikipedia)
ウィキペディアで「SpursEngine」の詳細全文を読む



スポンサード リンク
翻訳と辞書 : 翻訳のためのインターネットリソース

Copyright(C) kotoba.ne.jp 1997-2016. All Rights Reserved.