| 翻訳と辞書 |
Unibus
The Unibus was the earliest of several computer bus technologies used with PDP-11 and early VAX systems manufactured by the Digital Equipment Corporation (DEC) of Maynard, Massachusetts. The Unibus was developed around 1969 by Gordon Bell and student Harold McFarland while at Carnegie Mellon University.
==Technical specifications==
The Unibus is composed of 72 wires (2 connectors x 36 lines per connector). When not counting the power and ground lines, it is usually referred to as a 56 line bus. It can exist within a backplane or on a cable. Up to 20 nodes (devices) can be connected to a single Unibus segment; additional segments can be connected via a bus repeater.
The bus is completely asynchronous, allowing a mixture of fast and slow devices. It allows the overlapping of arbitration (selection of the next ''bus master'') while the current bus master is still performing data transfers. The 18 address lines allow the addressing of a maximum of 256 KiB. Typically, the top 8 KiBw is reserved for the registers of the memory-mapped I/O devices used in the PDP-11 architecture.
The design deliberately minimizes the amount of redundant logic required in the system. For example, a system always contains more slave devices than master devices so most of the fancy logic required to implement asynchronous data transfers is forced into the relatively few master devices. For interrupts, only the ''interrupt-fielding processor'' needs to contain the complicated timing logic. The end result is that most I/O controllers can be implemented with very simple logic and most of the critical logic is implemented as a custom MSI IC.
抄文引用元・出典: フリー百科事典『 ウィキペディア（Wikipedia）』
■ウィキペディアで「Unibus」の詳細全文を読む
スポンサード リンク
| 翻訳と辞書 : 翻訳のためのインターネットリソース |
Copyright(C) kotoba.ne.jp 1997-2016. All Rights Reserved.
|
|